

FIG. 1A

DIGITAL GENLOCK  
BLOCK DIAGRAM

10





FIG. 1B

DIGITAL GENLOCK  
BLOCK DIAGRAM  
10

2/11






FIG. 1C  
DIGITAL GENLOCK  
BLOCK DIAGRAM

FIG. 1


FIG. 1A	FIG. 1B
FIG. 1C	FIG. 1D

FIG. 1D

DIGITAL GENLOCK  
BLOCK DIAGRAM

10

4/11



BURST LOCK/COLOR FRAMING FPGA

FIG. 2A




FIG. 2




FIG. 2B




FIG. 2C




FIG. 3







FIG. 4



Vertical Counter Enable = state[1]

if (Normal Flag # Flywheel Flag # FreeRun Flag)

VAP = VCSP

OR

VAP = AVSP & FieldOne



15

